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Abstract: This paper aims to develop a new switched inductor assisted strong boost Z-source inverter
(SL-SBZSI) topology with high voltage gain and analyze the steady-state characteristics of the proposed
topology. In the proposed topology, two switched inductors are used within the series impedance
structure of the Z-source inverter (ZSI) in order to achieve the high voltage gain. The steady-state
characteristics of the proposed topology are analyzed to disseminate its several advantages as compared
to traditional ZSIs. The key advantages include the higher boost factor with lower shoot-through duty
ratio and lower voltage stresses on capacitors as well as on switches of the inverter bridge. Furthermore,
the proposed topology has the soft-start ability which significantly reduces the inrush start-up current
while comparing with the traditional ZSI. In the proposed topology, a common ground is shared between
the output AC voltage and the input DC voltage source which categorizes this topology to the doubly
grounded inverter. The characteristics of the proposed SL-SBZSI are analyzed by considering two
operating condition where the simple boost pulse width modulation (PWM) scheme is used to extract
the shoot-through pulses. The characteristics of the proposed topology are also compared with different
existing topologies along with the conventional modified capacitor assisted Z-source inverter (MCA-ZSI),
whose boost factor is much closer to the proposed topology. Rigorous mathematical analyses are presented
to clearly demonstrate the benefits of the proposed topology while simulation studies are carried out to
demonstrate its distinct features as compared to the existing topology. Finally, experimental studies are
conducted to further validate the theoretical and simulation results.
Keywords: boost factor; impedance network; switched inductor; shoot-through; Z-source inverter
1. Introduction
Modern power networks are dominated by power electronic converters as these converters convert
power from one to another, e.g., DC to AC or vice-versa. Since many renewable energy sources in modern
power grids directly produce DC power, the voltage source inverter (VSI) is widely used to convert DC
power to AC power. Typically, the operation of the VSI is restricted to the buck mode in many applications
where the output AC peak voltage always lags behind the input DC voltage. Thus, a high AC peak voltage
is generated by an interim DC–DC converter which increases the size and operational cost of the system.
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Furthermore, the dual-stage conversion (one through DC–DC and other through DC–AC converters)
increases the overall loss in the system. To overcome such problems in VSIs, an impedance network can be
incorporated as presented in [1] and the VSI with such an impedance network is commonly known as
the Z-source inverter (ZSI). The ZSI exhibits step-up and down of its output voltage through a unique
shoot-through control and hence, converts the dual-stage power conversion problem into a single stage.
Additionally, the shoot-through control scheme within the ZSI eliminates the dead time of the conventional
VSI which reduces distortions in the output AC voltage [2]. These features of the ZSI allow it to apply for so
many applications which include electric motor drives [3], photovoltaic power generation [4], fuel cell [5],
electric vehicle [6], electrical vehicle to grid application [7], uninterruptable power supply [8], power line
AC to AC voltage booster [9], grid-connected wind power generation [10], and hybrid PV-wind based
microgrid system [11] etc. The major drawbacks of the ZSI so far presented in this paper are the limited
boost factor and high voltage stresses on capacitors of its impedance network as well as on switches.
High input inrush current is also a disadvantage of conventional ZSIs which may destroy the inverter
circuitry [12]. The lower modulation index is considered as another limitation of the existing ZSI as this
affects voltage gain and produces distorted output voltage waveforms [13]. These problems are avoided
in several works of literature where new topologies such as an improved ZSI [12], embedded ZSI [14],
qZSI [15], and series ZSI [16] are developed by introducing distinct impedance configurations. Most
of these topologies are used to minimize the voltage stress on capacitors and switches along with the
input inrush current reduction of the traditional ZSI. Though these topologies reduce the voltage stress,
the boost factor remains similar to that traditional ZSI. The boost factor is considered as a crucial factor of
ZSI and all factors associated with the steady-state characteristics need to be improved simultaneously.
A number of new topologies are presented in [17–24], which improves the boost factor. However, the stress
of passive components capacitor remain high and hence, these do not meet the criteria for simultaneously
improving all performance-related factors. The impedance network of ZSI topologies in [25–30] uses a
transformer to increase the voltage gain, and the proper operation of these topologies heavily relies on the
perfect magnetic coupling, i.e., the design of the transformer. In these transformed-based topologies of
ZSIs, the switching of currents during the transient events generally produce high voltage spikes due to
improper couplings of magnetic components and the inverter circuitry will be damaged.
Recently, the high boost factor is achieved by composing additional capacitors, inductors, and diodes
to the impedance network of ZSIs while using a low shoot-through duty ratio. This low shoot-through
duty ratio increases the modulation index which improves the quality of output voltage waveforms. Hence,
a new trend is drifting towards the low shoot-through duty ratio driven ZSI having additional passive
components in its impedance network. An enhanced boost ZSI (EB-ZSI) is presented in [31], where the
boost factor is stepped up by using two combined Z-impedance networks. However, this topology suffers
from the high voltage stress across capacitors which is even severe than traditional ZSIs. An embedded
switched-inductor qZSI (ESL-qZSI) is presented in [32] where two input DC sources are embedded in
the quasi Z-impedance structure which significantly reduces the voltage stress across the capacitor as
compared to EB-ZSI while maintaining the same boost factor. Though the performance of the ESL-qZSI is
better than the EB-ZSI, it requires an additional DC source. The modified capacitor assisted ZSI (MCA-ZSI)
as presented in [33] exhibits the strong boost factor which is even better than EB-ZSI and ESL-qZSI.
However, the voltage stresses across capacitors are still higher and similar to that of a traditional ZSI while
having more passive components, i.e., capacitors on its impedance network. Therefore, the simultaneous
improvement of the boost factor and reduction in the voltage stresses are not solved yet.
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In this paper, a new switched inductor assisted strong boost ZSI (SL-SBZSI) topology is proposed
based on a series impedance structure. The boosting capability of the inverter strongly increases the
voltage gain by maintaining lower voltage stress on the capacitor. The proposed SL-SBZSI generates a
higher boost factor than all four topologies as mentioned above for the same shoot-through duty ratio.
With the proposed SL-SBZSI, there are lower voltage stresses on semiconductor switches and higher voltage
conversion ratio while using a similar modulation index to that of existing ZSIs. The proposed SL-SBZSI
also couples the ground of both DC and AC side which can be used to eliminate the common-mode leakage
current in renewable energy applications, e.g., photovoltaic power generation systems as there exist such
currents which can be evidenced from [34]. Furthermore, the benefits of a doubly grounded feature in
terms of minimizing the leakage is covered in [35] and this feature is utilized in [36] using the proposed
SL-SBZSI. Though a similar structure is used in [36], it only analyzes the simple feature associated with
power conversion for the solar photovoltaic system. Some important features such as the modeling of the
inductor ripple current, capacitor voltage ripple, inverter switching device power (SDP) calculation and
efficiency are not covered in [36].
This work has the following contributions as compared to existing literature so far discussed in
this section:
1. The detailed analytical model has been developed along with the analysis of the ripples in the
inductor currents and capacitor voltages.
2. This work includes more analyses associated with the switching device power and efficiency calculation.
3. The analytical models reveal several advanced features of the proposed topologies such as the reduced
capacitor voltage stress for the same boost factor; improved boosting capability for the same input
voltage and shoot-through duty ratio, improved efficiency, reduced inrush current, and significantly
improved dynamic voltage compensation capability as compared to all existing topologies.
The rest of the paper is organized as follows. The operating characteristic of the proposed topology is
discussed in Section 2 and the detailed mathematical analysis associated with the proposed SL-SBZSI is
presented in Section 3. The simple boost PWM scheme for the proposed topology is discussed in Section 4.
The comparative results of the proposed scheme in comparison with different traditional topologies are
provided in Section 5. The power loss calculation and efficiency analysis are demonstrated in Section 6.
Simulation results with different case studies are presented in Section 7 by comprising with conventional
MCA-ZSI. Finally, the experimental result is provided in Section 8 and the paper concluded in Section 9.
2. Operating Characteristics of the Proposed SL-SBZSI Topology
The circuit configuration of the proposed topology is shown in Figure 1. The impedance network
of this topology is placed in series with the input DC-side and there is a common ground between this
input and the output inverter. There are two switched inductor (SL) cells: one on the left and another right
part of the impedance network which are used for improving the boost capability. The left cell includes
inductors (L1 and L2) and diodes (D1, D2, and D3) whereas the right cell includes inductors (L4 and L5),
diodes (D4, D5, and D6). The voltages VC1 and VC4 across capacitors C1 and C4, respectively are same,
i.e., VC1 = VC4 and similarly, VC2 = VC3 which are voltages across C2 and C3, respectively. The operating
characteristics of the proposed SL-SBZSI can be characterized in a similar manner to that of traditional ZSIs
which have shoot and non-shoot through modes. These operating modes are discussed in the following
subsections based on the corresponding equivalent circuits as shown in Figure 2a,b, respectively.
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Figure 1. Proposed inverter (SL-SBZSI).
(a) (b)
Figure 2. Equivalent circuit: (a) shoot-through mode (b) non-shoot-through mode.
2.1. Shoot-Through Operating Mode
During the shoot-through (ST) operating mode, all semiconductor switches, i.e., S1 to S6 remain
closed which can also be seen from Figure 2a. In this situation, the DC-link voltage becomes zero while
diodes D01 and D02 remain open due to the reverse bias condition. The left and right SL cells are switched
to a parallel configuration as diodes D1, D2, D4 and D5 are forward-biased. This operating mode allows to
discharge capacitors C1, C2, C3 and C4 for which all currents through inductors L1, L2, L3 and L4 increase
from their minimum to maximum values.
The relationships among voltages across different points and currents through different elements can
be obtained by applying Kirchhoff’s voltage law (KVL) and Kirchhoff’s current law (KCL), respectively.
By applying KVL in Figure 2a, the inductor voltages across all inductors can be written as follows:





where VL1 is the voltage across L1, VL2 is the voltage across L2, VL3 is the voltage across L3, VL4 is the
voltage across L4, VL5 is the voltage across L5, and Vin is the input voltage.
By applying KCL in Figure 2a, the currents flowing through capacitors can be written as follows:
IC1 = 2IL1 − Ipn (3)
IC2 = −2IL1 (4)
where IC1 is the current flowing through C1, IC2 is the current flowing through C2, IL1 is the current flowing
through L1, and Ipn is the shoot-through current.
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The non-shoot-through operating mode, which is also known as the normal PWM mode or state,
is discussed in the following subsection.
2.2. Non-Shoot-Through Operating Mode
During the non-shoot-through operating mode, the proposed SL-SBZSI acts like a traditional voltage
source inverter as shown in Figure 2b. In this mode, the proposed topology generates the AC output
voltage with the common complementary fashion of semiconductor switches. In this mode, diodes D01
and D02 become closed due to the forward bias condition. Furthermore, this operating mode enables D3
and D6 into the forward bias while the remaining diodes, i.e., D1, D2, D4 and D5 into the reverse bias for
which inductors in both left and right SL cells are switched to series configurations. During this operating
mode, all inductors and the input DC source supply power to the inverter. This means that the currents
through inductor decrease and the voltages across the capacitor increase.
The relationships among voltages and currents in this operating mode can be obtained in a similar
way to that of the shoot-through operating mode as discussed in the previous subsection, i.e., by applying





; VL1 = VL2 = VL4 = VL5 (5)
VL3 = −VC2 (6)
By applying KCL in Figure 2b, the currents flowing through capacitors can be written as follows:





where IL3 is the current flowing through L3 and Ii is the DC-link current during non-shoot-through state.
These operating characteristics are used to analyze the performance of the proposed SL-SBZSI.
The performance characteristics of the proposed topology also require to have the mathematical model,
analysis for the ripple in the inductor current, ripples in the voltages across capacitors, and inverter
switching device power. All these are discussed in the following section.
3. Performance Characteristics of Proposed SL-SBZSI
This section provides the theoretical frameworks for analyzing the steady-state performance
characteristics of the proposed topology. The theoretical frameworks are mainly based on the mathematical
model, nature of the ripple current, ripples in the voltage across capacitors, and the inverter switching
device power. The mathematical model of the proposed SL-SBZSI is presented in the following subsection.
3.1. Mathematical Modeling of Proposed SL-SBZSI
The mathematical model for the steady-state analysis is developed in this subsection and the key
switching waveforms for the proposed SL-SBZSI is shown in Figure 3. During the steady-state condition,
the average inductor voltage should be zero over a complete switching period as per the volt-sec balance
principle. Thus, the inductor voltage, by using volt-sec balance principle for the proposed SL-SBZSI, can be
expressed through the following equation:
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Figure 3. Key switching waveforms for the switched inductor assisted strong boost Z-source inverter (SL-SBZSI).
VL(ON).DS.TS + VL(OFF)(1− DS).TS
TS
= 0 (9)
where DS is the shoot-through duty ratio and TS is the sampling time.
By using Equations (1) and (5) for VL1, it can be written as:
(Vin + VC2 + VC4).DS.TS + (−VC42 )(1− DS).TS
TS
= 0. (10)
By using Equations (2) and (6) for VL3, it can be expressed as:
( 3Vin2 + 3VC2).DS.TS + (−VC2)(1− DS).TS
TS
= 0. (11)
By solving Equation (10) for the voltage across capacitor VC4, it can be written as follows:




Similarly, the solution of Equation (11) for the voltage across capacitor VC2 can be written as:
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Substituting Equation (13) into Equation (12), the equation for VC4 can be simplified as:
VC1 = VC4 =
DS(2− 5DS).Vin
(1− 7DS + 12DS2)
. (14)
The peak DC-link voltage (V̂pn) during the non-shoot-through mode can be written as follows:
V̂pn = 2VC1 + VC2 + Vin. (15)
Substituting Equations (13) and (14) into Equation (15), the peak DC-link voltage can be obtained
as follows:
V̂pn =
(2− 3DS − 5DS2).Vin
2(1− 7DS + 12DS2)
. (16)






(2− 3DS − 5DS2)
2(1− 7DS + 12DS2)
. (17)
The boost factor and the capacitor voltage stress with variations in the shoot-through duty ratio are
shown in Figure 4a–c, respectively. From these figures, it can be clearly seen that there is a fast increase in
the boost factor and capacitor voltage stresses for a small duty ratio, especially when the shoot-through
duty ratio is higher than 0.2. By considering the lossless condition, it can be written as:




where Pin is the input DC power, Iin is the input current, IL1 is the inductor current, Ii is the output current
and Vph is the output AC phase voltage. The input current can be expressed in terms of the load and AC
voltage as Vph = IiRL where RL is the load resistance. By substituting the relation in Equation (18), it can





The input DC and output AC voltages can be expressed in terms of the modulation index and boost

















According to the simple boost PWM control method, the relationship between the duty cycle and
modulation index can be expressed as M = (1− DS). Using this relationship along with the substitution
of Equation (17) into Equation (21) for three-phase proposed SL-SBZSI, it can be written as follows:
IL1 =
3(1− DS)2(2− 3DS − 5D2S)2.Vin
32RL(1− 7DS + 12D2S)2
. (22)
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During the shoot-through mode, the input current is zero for the proposed ZSI. At non-shoot-through
mode, it can be expressed as the summation of the inductor and DC-link current as follows:
Iin = IL1 + Ii. (23)
(a) (b) (c)
Figure 4. Characteristics curve: (a) boost factor, (b) capacitor voltage stress—high, (c) capacitor voltage
stress—low.
The performance characteristics of the proposed SL-SBZSI is analyzed by considering this
mathematical model.
3.2. Analysis of Ripples in the Inductor Current for the Proposed SL-SBZSI
It is well known that the voltage across the inductor (vL) depends on the changes in the current





where iL is the current flowing through an inductor L. This voltage can be expressed in terms of the small
changes in the current, i.e., the ripple current (∆iL). For this purpose, the inductor voltage can be expressed
as VL which is actually the average value of vL. If ∆t is considered is a small period, the average value of










From Equation (1), it can be seen that VL1 = Vin + VC2 + VC4 during the shoot-through operating
mode. Hence, the ripple in iL1 in Equation (26) during the shoot-through mode can be written as follows:
∆iL1(ST) =
Vin + VC2 + VC4
L
∆t(ST). (27)
In the simple boost control, each switching cycle contains two shoot-through pulses and thus,
the duration per shoot-through, ∆t(ST), is DS .TS2 . Using this, Equation (27) can be written as follows:
∆iL1(ST) =
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Substituting the values of VC2 and VC4 from Equations (13) and (14), respectively into Equation (28);
it can be written as follows:
∆iL1(ST) =
DS(DS − 1)(5DS − 2).Vin
4 fSL1(1− 7DS + 12D2S)
, (29)
where fS = 1/TS is the sampling frequency.
From Equation (5), it can be seen that VL1 = −VC42 during the non-shoot-through operating mode.





In the simple boost control, the duration per non-shoot-through, ∆t(nST), is (1−DS).TS2 . Using this,








Substituting the value of VC4 from Equation (14) into Equation (31), it can be written as follows:
∆iL1(nST) = −
DS(DS − 1)(5DS − 2).Vin
4 fSL1(1− 7DS + 12D2S)
. (32)
From Equations (29) and (32), it can be seen that the ripple currents in iL1 during the shoot and
non-shoot-through operating modes are the same. This statement is true for all currents flowing through
different inductors though the amount of ripple can be different. To further justify this statement, the ripple
currents in iL3, i.e., the current flowing through L3 during both shoot and non-shoot-through operating
modes are calculated here.













during the shoot-through operating mode.
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From Equation (6), it can be seen that VL3 = −VC2 during the non-shoot-through operating mode.












Equations (35) and (38) clearly indicate that the ripple currents in iL3 during the shoot and
non-shoot-through operating modes are the same. The ripples in the current through the inductors
in the ZSI affect the performance of input sources (e.g., fuel cell, PV units, etc.) which are connected to
this inverter. The trade-off for minimizing the mismatch between the fuel cell and air utilization in fuel
cells directly links with the generation of ripple currents [37] and the reduction in the average output
power of the PV unit increases the generation of the ripple current [38]. Depending on the application
of the power conditioning system, a certain value of the ripple can be allowed in the current flowing
through the inductor for the satisfactory operation which needs to be selected in a precise way. In [39],
the value of the ripple in the current flowing through an inductor is selected for prototyping a 50-kW fuel
cell-based ZSI by following the standard design criteria. For the proposed SL-SBZSI, the ripple current
value for the inductors is chosen as 30% of its average inductor current. Furthermore, as part of the
fundamental mathematical modeling, the ripples in the voltages across capacitors are analyzed in the
following subsection.
3.3. Analysis of Ripples in the Capacitor Voltage for the Proposed SL-SBZSI
The ripples in the capacitor voltage can be calculated in a similar way as presented in the previous





where vC is the voltage across the capacitor C. This current can be expressed in terms of the small changes
in the voltage, i.e., the ripple voltage (∆vC). For this reason, the capacitor current can be expressed as IC
which is actually the average value of iC. When ∆t is taken as a small period, the average capacitor current










From Equation (3), it can be seen that IC1 = 2IL1 − Ipn during shoot-through operating mode. Hence,
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Each switching cycle contains two shoot-through pulses and as stated in the in the previous subsection,








By using Equations (3) and (7), the voltage ripples for capacitor C1 and C4 during the shoot-through
and non-shoot-through modes can be derived as follows:




∆vC1(nST) = ∆vC4(nST) =
(1− DS)(IL1 − Ii)
2C fS
. (45)
The numerical values of ripples for voltages across C1 and C4 during the shoot and non-shoot-through
modes are same though their expressions in Equations (44) and (45) appeared differently.
By applying the same process and using Equations (4) and (8), the voltage ripples for capacitor C2
and C3 during the shoot-through and non-shoot-through modes can be expressed as follows:




∆vC2(nST) = ∆vC3(nST) =
(1− DS)(IL3 − Ii)
4C fS
. (47)
The numerical values of ripples for voltages across C2 and C3 during the shoot and non-shoot-through
modes will also be same though their expressions in Equations (46) and (47) look different. The purpose of
these capacitors in the ZSI is to absorb the ripples in the current and maintain a constant voltage. In [39],
the value of the ripple in the voltage across the capacitor is chosen 3% which is a standard allowable value
for designing power converters. In this proposed ZSI, the value of capacitor voltage ripple is kept within
the standard design value and which is 0.6%.
3.4. Inverter Switching Device Power
For any inverter, the semiconductor switches in the H-bridge circuit need to be selected in such a way
that these switches can withstand the maximum impressed voltage while flowing the peak and average
currents through these. The switching device power (SDP) is a measure which is used to determine the
switching requirements according to generated voltage and current stress. The SDP is expressed in terms
of the product of the voltage and current stress. Hence, the total SDP is measured as the cumulative SDP of
all switching devices within the H-bridge circuit. As the total SDP indicates the size of the semiconductor
device used in the circuit, it becomes an important cost index for the inverter. The average value of the
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where N is the number of semiconductor devices within the H-bridge, Vi is the impressed voltage on i-th
device, and Iiav is the average current flowing through i-th device. Similarly, the peak value of the total






where IiP is the peak current flowing though i-th device.
The currents flowing through the inverter bridges during different operating modes mainly comprise
of two components:
• Current to load during the non-shoot-through mode and
• Current through switches during the shoot-through mode.
The SDP is usually calculated by considering the shoot-through operation and the current paths for
switches during the shoot-through operation is shown in Figure 5. From this figure, it can be seen that
the current during this shoot-through mode is distributed into three parallel paths due to the symmetric
structure of the H-bridge.
Figure 5. Inverter switching device power (SDP) model.
The current flowing through the inverter bridge is the sum of all currents flowing through the inductor.





The proposed topology acts as a traditional inverter during the non-shoot-through operation and
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where V̂ph is the output phase voltage, cos φ is the power factor of the load, and Po is the output power of




















The overall average value of the current can be written as follows:










The average value of the total SDP for the proposed inverter can be written as:
SDPav = 6.Iav.V̂pn. (55)
Substituting the value of Iav from Equation (54) and using V̂pn = BVin, Equation (55) can be rewritten
as follows:




The switches conduct peak inverter current during the shoot-through mode. This peak current was
calculated by assuming all switches within the H-bridge were ON and presenting these switches through
pure resistors with the same value as shown in Figure 5. By applying KCL in Figure 5, it can be written as:




IS1 − IS2 = Ia, (58)
where IS1 is the current flowing through the first switch, IS2 is the current flowing through the second









The peak current flows through the first switch when the line current of the inverter is at its peak
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The peak value of the total SDP for the proposed inverter can be calculated as follows:
SDPP = 6.IaP .V̂pn. (62)
Substituting the value of IaP from Equation (61) and using V̂pn = BVin, Equation (62) can be rewritten
as follows:




For selecting semiconductor devices in any power converter, the proper selection of the SDP is crucial
as it is associated with the thermal requirement of the inverter. A detailed comparative study associated
with the SDP for traditional and Z-source inverters is carried out in [40] where the average and peak SDP
with the same specification are calculated. Equations (16) and (59) are the dominant parts of the final SDP
model derived in (56) and (63) and can be used for the selection of semiconductor devices of proposed
ZSI. Based on the application and peak power of the converter, the SDP requirement will vary as the peak
current following through the semiconductor switches will vary and thus, the maximum voltages across
these. Typically, the SDP is measured in KVA and the required KVA is generally chosen as a higher value
than the calculated value.
All these performance characteristics are analyzed through rigorous simulation results in the
later section. As the proposed topology uses a simple boost control method, it is discussed in the
following section.
4. Inverter Switching Control Method
This section describes the PWM scheme to generate the shoot-through pulses. For the simplicity in
control algorithm, the simple boost control (SBC) method as presented in [41] is used in this proposed
topology. In the normal PWM scheme, the top and bottom switches of the inverter bridge legs are triggered
in a complementary fashion when the triangular waveform VCarrier is greater or lower than upper or lower
values of the modulation waveforms Va, Vb, and Vc as shown in Figure 6.
Figure 6. Switching signals of simple boost pulse width modulation (PWM) control.
In the SBC method, one positive DC waveform, Vp and another negative DC waveform, Vn are
inserted to the traditional PWM scheme to control the shoot-through pulses. When the triangular carrier
wave is greater than the positive DC waveform, first inverter bridge leg enters into the shoot-through
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state whereas another inverter bridge leg will enter into the shoot-through state when triangular carrier
wave is lower than the negative DC waveform. This shoot-through can be generated through only one
phase leg or the combination of any two legs or all three-phase legs of the inverter bridge. During zero
state switching period of the traditional PWM control, the shoot-through pulses are placed into zero
states which turn ON the semiconductor switches by keeping the active PWM states unchanged. Hence,
the output sinusoidal voltage is maintained normally and at the same time, the inverter obtains high
boosting capability by shooting through the DC-link voltage of the inverter. The switching pulses of the
SBC with the shoot-through pulses for the three-phase inverter bridge are also depicted in Figure 6.
The voltage gain of the inverter can be written as follows [36]:
G = M× B. (64)
Substituting Equation (17) to Equation (64), the voltage gain of the proposed inverter can be written as:
G = M× (2− 3DS − 5DS
2)
2(1− 7DS + 12DS2)
. (65)
Since M = (1− DS) for the SBC method, Equation (65) can be written as follows:
G =
(1− DS)(2− 3DS − 5DS2)
2(1− 7DS + 12DS2)
, (66)
which represents the relationship between the voltage gain and the modulation index.
Figure 7. Characteristic curve: modulation index vs. voltage gain.
Figure 7 shows the voltage gain characteristics of the proposed SL-SBZSI along with different existing
topologies with respect to the modulation index. From the characteristic curves in Figure 7, it can be clearly
seen that the voltage gain significantly increased in the proposed SL-SBZSI as compared to other topologies
while using the same value of the modulation index. The improved voltage gain characteristics of the
proposed SL-SBZSI ensures the superiority over other existing ZSIs. A comparative study is presented to
justify other steady-state characteristics, e.g., capacitor voltage stress with respect to the boost factor in the
following section.
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5. Comparative Analysis for the Capacitor Voltage Stress
This section presents a comparative analysis for the proposed SL-SBZSI against different existing
topologies such as traditional ZSI, EB-ZSI, ESL-qZSI, and MCA-ZSI. As mentioned earlier, the proposed
SL-SBZSI exhibits quite similar characteristics to that of an MCA-ZSI. Table 1 shows different factors
associated with the performance of the proposed SL-SBZSI and MCA-ZSI. However, the comparative
performance is analyzed against all above-mentioned topologies in terms of the capacitor voltage stress
(both high and low stressed conditions) with variations in the boost factor. The capacitor voltage stresses
for the high and low stressed capacitors are shown in Figure 8a,b, respectively. From these figures, it can be
clearly seen that there are lower stresses on the capacitor voltages for the proposed topology as compared
to all other topologies.
(a) (b)
Figure 8. Characteristics curve: (a) high stressed capacitor and (b) low stressed capacitor.
Table 1. Parameters associated with the performance of the switched inductor assisted strong boost
Z-source inverter (SL-SBZSI) and modified capacitor assisted Z-source inverter (MCA-ZSI) for the same DS
and Vin
No Parameters MCA-ZSI Proposed SL-SBZSI
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6. Calculation of Power Loss and Efficiency of the Proposed SL-SBZSI
The total power loss of the proposed SL-SBZSI is calculated based on the power loss in each
component. In the proposed topology, there are some diodes which are ON during the shoot-through
mode while remaining diodes are ON during the non-shoot-through operating mode. The input diodes
(D01 and D02) are on during the non-shoot-through mode and the power loss (PD01,D02) within these diodes
can be calculated as follows:









where vD is the forward voltage drop across the diode, rD is the internal resistance of the diode, and Tsw is
the switching time.
The diodes (D3 and D6) in the SL cells were also ON during the non-shoot-through mode and the
power loss (PD3,D6 ) within these two diodes can be calculated as follows:






During the shoot-through mode, diodes (D1, D2, D4, and D5) in the SL cells were ON and the power
loss in these diodes can be written as:









The power loss (PL1,L2,L4,L5,L3) in all inductors, i.e., L1, L2, L4, L5, and L3 for the proposed topology
can be counted as follows:





where rL is the internal resistance of the inductor. Similarly, the power loss (PC1,C4,C2,C3) in all capacitors
can be written as follows:
PC1,C4,C2,C3 = 2 ∗ [DS.I
2
C1.rC + (1− DS).I2C1.rC] + 2 ∗ [DS.I2C3.rC + (1− DS).I2C3.rC], (71)
where rC is the internal resistance of the capacitor.
The switching (Psw) and conduction (Pcond) losses for the MOSFET switches can be expressed as
follows [31]:
Psw = (ton + to f f ). fS.Vout.(2− DS).Iin (72)







where ton in the ON time of the switch, to f f in the OFF time of the switch, rds is the MOSFET drain to
source resistance.
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Figure 9. Efficiency curves.
All these losses are used to calculate the total loss for the proposed SL-SBZSI and the efficiency is
calculated based on these losses. The values of equivalent series resistors for the inductor and capacitor are
obtained from BOURNS toroid inductor and KEMET (ELG108M200AT2AA) datasheets, respectively [42].
The internal resistance of the inductor (rL), which is also known as the equivalent series resistor (ESR) of
the inductor, is chosen as 16 mΩ and the internal resistor of the capacitor, i.e., the ESR of the capacitor as
45 mΩ. The efficiency of the proposed topology is calculated by considering the diode model as MUR840G
and the MOSFET model as STW45NM50.
The overall efficiency is shown in Figure 9, from where it can be noticed that the proposed inverter
works in maximum efficiency of 91.14% at 700 W, whereas the traditional inverter has a maximum efficiency
of 86.5% at 1045 W.
7. Simulation Results
The performance of the designed SL-SBZSI topology as shown in Figure 1 is verified through
simulation results in Matlab/Simulink and compared with the existing MCA-ZSI topology. The SBC-based
PWM scheme is adopted as a shoot-through control technique for both topologies. The parameters used
for the simulation are listed in Table 2.
Table 2. Simulation parameters.
No Parameters Symbols Value
1 Input voltage Vin 50 V
2 Capacitance C1 = C2 = C3 = C4 500 µF
3 Inductance L1 = L2 = L3 = L4 = L5 700 µH
4 Switching frequency fS 10 kHz
5 Output filter L f , C f 1 mH, 110 µF
6 Load RL 60 Ω/phase
The simulation studies are carried out by considering the following four cases:
• Analysis of the voltage and current characteristics with the fixed input voltage and shoot-through
duty ratio.
• Analysis of the voltage and current characteristics with the fixed input voltage and boost factor but
different shoot-through duty ratios.
• Analysis of the voltage and current characteristics with the fixed input voltage but slower variations
in the shoot-through duty ratio.
• Analysis of dynamic voltage compensation characteristics.
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All these cases are discussed in the following with detailed analysis.
• Case 1: analysis of the voltage and current characteristics with the fixed input voltage and
shoot-through duty ratio.
In this case, the input voltage, Vin is considered as 50 V and the shoot-through duty ratio as DS = 0.2
for both the designed SL-SBZSI and existing MCA-ZSI. Under this condition, the voltage and current
responses are observed for both SL-SBZSI and MCA-ZSI. The DC-link voltage Vpn, the capacitor voltage
VC, and the output load voltage (Vab) between phase a and phase b are shown in Figure 10a,b for the
existing MCA-ZSI and designed SL-SBZSI, respectively. The corresponding enlarged versions of these
responses are shown in Figure 10c,d, respectively.
(a) (b)
(c) (d)
Figure 10. Simulation results (case 1): (a) traditional modified capacitor assisted Z-source inverter
(MCA-ZSI). (b) Proposed SL-SBZSI. From top to bottom: DC-link voltage, Vpn; capacitor voltage, VC
and output line voltage, Vab. Enlarge waveform: (c) traditional MCA-ZSI. (d) Proposed SL-SBZSI. From top
to bottom: DC-link voltage, Vpn; capacitor voltage; VC1 and capacitor voltage; VC3.
From Figure 10c, it can be seen that the DC-link voltage of the existing MCA-ZSI boosted from 50 V to
248.4 V. Figure 10c also shows that the capacitor voltages for the MCA-ZSI corresponding to this condition
are VC1 = 149.2 V and VC3 = 49.6 V while the rms value of the phase to phase voltage is obtained as 136 V,
i.e., Vab(rms) = 136 V as presented in Figure 10a. By using all these values, the boost factor (B) and the
voltage gain (G) for the existing MCA-ZSI can be calculated as 4.96 and 3.97, respectively. The similar
voltage responses for the designed SL-SBZSI can be seen from Figure 10b,d.
From Figure 10d, it can be seen that DC-link voltage of the designed SL-SBZSI boosted from 50 V to
371 V. Figure 10d also shows that the capacitor voltages for the SL-SBZSI corresponding to this condition
are VC1 = 123.5 V and VC3 = 74 V while the rms value of the phase to phase voltage is obtained as 204 V,
i.e., Vab(rms) = 204 V as presented in Figure 10b. By using all these values, the boost factor (B) and the
voltage gain (G) for the designed SL-SBZSI can be calculated as 7.42 and 5.93, respectively. From these
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analyses, it can be summarized that the designed topology improves the boost factor and voltage gain
almost 1.5 times higher than an existing MCA-ZSI for the same input voltage and shoot-through duty
ratio. Furthermore, the capacitor voltage reduces by around 17% for the high stressed capacitor in the
designed SL-SBZSI as compared to the MCA-ZSI. However, the capacitor voltage increases by around 33%
for the low stressed capacitor in the designed SL-SBZSI as compared to the MCA-ZSI.
Similarly, the input current Iin, the shoot-through current Ipn, and the inductor current (IL) are shown
in Figure 11a,b for the existing MCA-ZSI and designed SL-SBZSI, respectively. The corresponding enlarged
version of these responses is shown in Figure 11c,d, respectively.
From Figure 11a,b, it can be seen that there exist input inrush current occurrence in both topologies.
However, the inrush current in the designed SL-SBZSI is much lower than the existing MCA-ZSI. From
Figure 11c, it can be seen that the average values of the input, shoot-through, and inductor currents for the
existing MCA-ZSI are 6.3 A, 25.2 A, and 6.3 A, respectively. On the other hand, the average values of the
input, shoot-through, and inductor currents for the designed SL-SBZSI are found 14.05 A, 60.77A, and
11.68 A, in Figure 11d respectively.
The ripples in the capacitor voltages and inductor are shown in Figure 12. From Figure 12, it can
be seen that ripples of the capacitor voltages VC1 and VC2 are 0.75 V and 0.44 V, respectively while these
values in the inductor currents IL1 and IL3 are 3.5 A and 4.2 A, respectively.
• Case 2: analysis of the voltage and current characteristics with the fixed input voltage and boost
factor but different shoot-through duty ratios.
(a) (b)
(c) (d)
Figure 11. Simulation results (case 1): (a) traditional MCA-ZSI. (b) Proposed SL-SBZSI. From top to bottom:
input current, Iin; shoot-through current; Ipn and inductor current, IL1. Enlarge waveform: (c) Traditional
MCA-ZSI. (d) Proposed SL-SBZSI. From top to bottom: input current, Iin; shoot-through current; Ipn and
inductor current, IL1.
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Figure 12. Capacitor and inductor voltage and current ripple.
In this case study, the input voltage and the boost factor are considered as same for both the existing
MCA-ZSI and designed SL-SBZSI while using different shoot-through duty ratios. The value of the
input voltage (Vin) and the boost factor (B) are considered as 50 V and 5, respectively. The values of the
shoot-through duty ratio (DS) are considered as 0.2 and 0.18 for the existing MCA-ZSI and designed
SL-SBZSI, respectively. The DC-link voltage, the high stressed capacitor voltage, and the low stressed
capacitor voltage for the existing MCA-ZSI and designed SL-SBZSI are shown in Figure 13a,b, respectively.
(a) (b)
(c) (d)
Figure 13. Simulation results (case 2): (a) traditional MCA-ZSI. (b) Proposed SL-SBZSI. From top to bottom:
DC-link voltage, Vpn; capacitor voltage, VC1 and capacitor voltage, VC3. Enlarge waveform: (c) Traditional
MCA-ZSI. (d) Proposed SL-SBZSI. From top to bottom: input current, Iin; shoot-through current, Ipn and
inductor current, IL1.
From these figures, it can be seen that the values of these voltages for the MCA-ZSI are 248.4 V, 149.2 V,
and 49.6 V, respectively; while these for SL-SBZSI are 247 V, 75 V, and 47 V, respectively. This situation
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clearly indicates that the input voltage is boosted to a similar value for both topologies. However,
the capacitor voltage stresses are reduced for the designed SL-SBZSI as compared to the MCA-ZSI. Hence,
it can be concluded that the designed topology exhibits lower capacitor voltage stresses as compared to
the MCA-ZSI for the same boosting capability.
The corresponding input, shoot-through, and inductor currents for the existing MCA-ZSI and
designed SL-SBZSI are shown in Figure 13c,d, respectively. From these figures, it can be seen that
the average value of the shoot-through current for the designed SL-SBZSI is slightly higher than the
MCA-ZSI. However, the input and inductor currents are lower in the designed SL-SBZSI as compared to
the MCA-ZSI.
• Case 3: analysis of the voltage and current characteristics with the fixed input voltage but slower
variations in the shoot-through duty ratio.
This case study was used to analyze the impact of the inrush current while applying a fixed input
voltage. The input voltage (Vin) is still considered as 50 V but the duty shoot-through ratio (DS) is
slowly varied from 0 to 0.2 within 200 ms. In this way, the soft-start strategy is adopted which is an
inherent characteristic of the designed SL-SBZSI. From Figure 14a, it can be seen that the slow increases
in the shoot-through duty ratio from 0 to 0.2 within 200 ms, significantly reduces the inrush current and
suppresses the resonance without any voltage and current surge. Therefore, it can be summarized that the
designed SL-SBZSI does not exhibit high start-up inrush current.
(a) (b)
Figure 14. Simulation results: (a) soft-start waveform in case 3, and (b) dynamic voltage compensation in
case 4.
• Case 4: analysis of dynamic voltage compensation characteristics
In this case, the dynamic voltage compensation characteristic is examined by applying different input
voltages within a period of 0.5 s. The designed SLSBZSI operates in the normal state from 0 to 0.2 s with a
normal input voltage (Vin) of 375 V and generates a line to line rms voltage Vab(rms) of 204 V.
At time, t = 0.2 s, the input inverter voltage drops down to 50 V and continues until t = 0.3 s. To further
justify the boosting effect of the designed SL-SBZSI in terms of the dynamic voltage compensation
capability, a shoot-through duty ratio (DS) of 0.2 is applied at t = 0.3 s. From Figure 14b, it can be observed
that the output line voltage is successfully returned to 204 V. Hence, it can be summarized that the designed
SL-SBZSI maintains the desired voltage level even for a lower input voltage while using a shoot-through
duty ratio.
8. Experimental Validation
The proposed topology was also validated through experimental studies and the experimental setup
is shown in Figure 15. The experimental setup looks quite similar to that as presented in [36] and the
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similar parameters are used for the experiment. For this reason, the parameters of the SL-SBZSI were not
listed here in order to avoid repetition. However, Figure 15 shows the experimental setup for a three-phase
inverter while it is for a single-phase in [36].
Another difference is the use of a PV emulator in [36] while the same component was used here as a
fixed DC supply. In this experiment, the input DC voltage was used as 50 V while the shoot-through duty
ratio is considered as 0.2 in order to make the scenario consistent with the simulation result as presented
in Case 1. The experiment was conducted to observe the capacitor voltage stresses, i.e., the voltages across
C1 and C2. Figure 16 shows VC1 and VC2 which are actually the voltages across C1 and C2, respectively for
the proposed SL-SBZSI from where it can be seen that VC1 = 122 V and VC2 = 73 V with some ripples in
these voltage responses. These results matched with the simulation results and hence, it can be said that
the proposed topology reduces the capacitor voltage stresses significantly. Similarly, other responses, e.g.,












Figure 15. Experimental setup.
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Figure 16. Proposed SL-SBZSI: capacitor voltage, VC1 and VC2.
9. Conclusions
A switched inductor-based simple boost ZSI (SL-SBZSI) is designed, which is driven by the low
shoot-through duty ratio. From both analytical and simulation results, it can be concluded that the
designed SL-SBZSI guarantees reduced capacitor voltage stresses for the same boost factor and input
voltage; improved efficiency; very high boosting capability for the same input voltage and shoot-through
duty ratio; reduced inrush current; and significantly improved dynamic voltage compensation capabilities
during the sudden changes in the input voltage. The analytical results to validate the theories and
simulation results under different cases clearly demonstrate the superiority of the designed SL-SBZSI as
compared to all existing topologies within the same category. Experimental results support the theoretical
and simulation results which clearly indicate the practical applicability of the newly developed topology.
The dynamic voltage compensation characteristics of the designed SL-SBZSI also reduces the size and
cost of the system as this will help to eliminate the use of transformers. Furthermore, the dynamic
compensation capability of the designed SL-SBZSI makes it suitable for the renewable energy applications
where the DC voltage input to the inverter changes frequently.
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